A 512kb 8T SRAM macro operating down to 0.57V with an AC-coupled sense amplifier and embedded data-retention-voltage sensor in 45nm SOI CMOS
An 8T SRAM fabricated in 45 nm SOI CMOS exhibits voltage scalable operation from 1.2 V down to 0.57 V with access times from 400 ps to 3.4 ns. Timing variation and the challenge of low-voltage operation are addressed with an AC-coupled sense amplifier. An area efficient data path is achieved with a...
Main Authors: | Qazi, Masood, Stawiasz, Kevin, Chang, Leland, Chandrakasan, Anantha P. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers
2011
|
Online Access: | http://hdl.handle.net/1721.1/62194 https://orcid.org/0000-0002-5977-2748 |
Similar Items
-
40.4fJ/bit/mm Low-Swing On-Chip Signaling with Self-Resetting Logic Repeaters Embedded within a Mesh NoC in 45nm SOI CMOS
by: Park, Sunghyun, et al.
Published: (2015) -
Technique for Efficient Evaluation of SRAM Timing Failure
by: Qazi, Masood, et al.
Published: (2015) -
Baryon content of massive galaxy clusters at 0.57
by: Chiu, I, et al.
Published: (2021) -
Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis
by: Qazi, Masood, et al.
Published: (2011) -
A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS
by: Verma, Naveen, et al.
Published: (2010)