A 9GHz injection locked loop optical clock receiver in 32-nm CMOS

Documenti analoghi

• A 32-Unit 240-GHz Heterodyne Receiver Array in 65-nm CMOS With Array-Wide Phase Locking
  di: Hu, Zhi, et al.
  Pubblicazione: (2022)
• A 32-Unit 240-GHz Heterodyne Receiver Array in 65-nm CMOS With Array-Wide Phase Locking
  di: Hu, Zhi, et al.
  Pubblicazione: (2021)
• A 42.7Gb/s Optical Receiver With Digital Clock and Data Recovery in 28nm CMOS
  di: Hyungryul Kang, et al.
  Pubblicazione: (2024-01-01)
• Fully-integrated CMOS building blocks for phase-locked loops in the multi-GHz range
  di: Yu, Xiaopeng
  Pubblicazione: (2008)
• A Fully Integrated 490-GHz CMOS Receiver Adopting Dual-Locking Receiver-Based FLL
  di: Choi, Kyung-Sik, et al.
  Pubblicazione: (2022)