Design and analysis of reconfigurable analog system
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2011.
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | eng |
| Published: |
Massachusetts Institute of Technology
2011
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1721.1/63071 |
| _version_ | 1826195274810261504 |
|---|---|
| author | Lajevardi, Payam |
| author2 | Anantha P. Chandrakasan and Hae-Seung Lee. |
| author_facet | Anantha P. Chandrakasan and Hae-Seung Lee. Lajevardi, Payam |
| author_sort | Lajevardi, Payam |
| collection | MIT |
| description | Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2011. |
| first_indexed | 2024-09-23T10:10:07Z |
| format | Thesis |
| id | mit-1721.1/63071 |
| institution | Massachusetts Institute of Technology |
| language | eng |
| last_indexed | 2024-09-23T10:10:07Z |
| publishDate | 2011 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/630712019-04-12T12:57:10Z Design and analysis of reconfigurable analog system Lajevardi, Payam Anantha P. Chandrakasan and Hae-Seung Lee. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2011. Cataloged from PDF version of thesis. Includes bibliographical references (p. 147-152). A highly-configurable analog system is presented. A prototype chip is fabricated and an ADC and filter functionalities are demonstrated. The chip consists of eight identical programmable stages. In an ADC configuration, the first five stages are programmed to implement a 10- bit ADC. The ADC has ENOB of 8 bits at 50 MSPS. The ENOB improves to 8.5 bits if the sampling rate is lowered to 30MSPS. The ADC has an FOM of 150fJ/conversionstep, which is very competitive with the state of the art ADCs. The first stage is responsible for 75% of the input-referred noise power. The sampling noise is responsible for 40% of the total noise power and the zero-crossing detector is responsible for 60%. The chip is tested in two different filter configurations. In one test, the first two stages of the chip are configured as a second order Butterworth filter and the third stage is configured as an amplifier. In another test, the first three stages of the chip are programmed as a third-order Butterworth filter. The desired filter functionalities are demonstrated in both configurations. It is shown that in a third order Butterworth filter, more than 90% of the noise is due to the zero-crossing detector of the last stage. This is mainly due to the fact that the noise of earlier stages is filtered with the filter transfer function, but the noise of the last stage is not filtered. The ZCBC architecture has been used to avoid the stability problems and scale power consumption with sampling frequency. A new technique is introduced to implement the terminating resistors in a ladder filter. This technique does not have any area or power overhead. An asymmetric differential signaling is also introduced. This method improves the dynamic range of the output signals, which is particularly important in new technology nodes with low supply voltage. by Payam Lajevardi. Ph.D. 2011-05-23T18:12:56Z 2011-05-23T18:12:56Z 2011 2011 Thesis http://hdl.handle.net/1721.1/63071 725886034 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 152 p. application/pdf Massachusetts Institute of Technology |
| spellingShingle | Electrical Engineering and Computer Science. Lajevardi, Payam Design and analysis of reconfigurable analog system |
| title | Design and analysis of reconfigurable analog system |
| title_full | Design and analysis of reconfigurable analog system |
| title_fullStr | Design and analysis of reconfigurable analog system |
| title_full_unstemmed | Design and analysis of reconfigurable analog system |
| title_short | Design and analysis of reconfigurable analog system |
| title_sort | design and analysis of reconfigurable analog system |
| topic | Electrical Engineering and Computer Science. |
| url | http://hdl.handle.net/1721.1/63071 |
| work_keys_str_mv | AT lajevardipayam designandanalysisofreconfigurableanalogsystem |