SWIFT: A SWing-reduced Interconnect For a Token-based Network-on-Chip in 90nm CMOS
With the advent of chip multi-processors (CMPs), on-chip networks are critical for providing low-power communications that scale to high core counts. With this motivation, we present a 64-bit, 8×8 mesh Network-on-Chip in 90nm CMOS that: (a) bypasses flit buffering in routers using Token Flow Control...
Main Authors: | Krishna, Tushar, Postman, Jacob, Edmonds, Christopher, Peh, Li-Shiuan, Chang, Patrick |
---|---|
Other Authors: | Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers
2011
|
Online Access: | http://hdl.handle.net/1721.1/63111 https://orcid.org/0000-0001-9010-6519 |
Similar Items
-
SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects
by: Postman, Jacob, et al.
Published: (2014) -
40.4fJ/bit/mm Low-Swing On-Chip Signaling with Self-Resetting Logic Repeaters Embedded within a Mesh NoC in 45nm SOI CMOS
by: Park, Sunghyun, et al.
Published: (2015) -
A 4Gb/s/ch 356fJ/b 10mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm CMOS
by: Stojanovic, Vladimir Marko, et al.
Published: (2010) -
Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI
by: Park, Sunghyun, et al.
Published: (2012) -
On-chip optical interconnects using InGaN light-emitting diodes integrated with Si-CMOS
by: Wang, Bing, et al.
Published: (2018)