A Case for Fine-Grain Adaptive Cache Coherence
As transistor density continues to grow geometrically, processor manufacturers are already able to place a hundred cores on a chip (e.g., Tilera TILE-Gx 100), with massive multicore chips on the horizon. Programmers now need to invest more effort in designing software capable of exploiting multicore...
Main Authors: | Kurian, George, Khan, Omer, Devadas, Srinivas |
---|---|
Other Authors: | Srini Devadas |
Published: |
2012
|
Online Access: | http://hdl.handle.net/1721.1/70909 |
Similar Items
-
The locality-aware adaptive cache coherence protocol
by: Kurian, George, et al.
Published: (2014) -
OSPREY: Implementation of Memory Consistency Models for Cache Coherence Protocols involving Invalidation-Free Data Access
by: Kurian, George, et al.
Published: (2018) -
Locality-aware data replication in the Last-Level Cache
by: Kurian, George, et al.
Published: (2015) -
Library Cache Coherence
by: Shim, Keun Sup, et al.
Published: (2011) -
DCC: A Dependable Cache Coherence Multicore Architecture
by: Khan, Omer, et al.
Published: (2012)