Effect of trapping on the critical voltage for degradation in gan high electron mobility transistors
We have performed V[subscript DS] = 0 V and OFF-state step-stress experiments on GaN-on-Si and GaN-on-SiC high electron mobility transistors under UV illumination and in the dark. We have found that for both stress conditions, UV illumination decreases the critical voltage for the onset of degradati...
Main Authors: | Demirtas, Sefa, del Alamo, Jesus A. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2012
|
Online Access: | http://hdl.handle.net/1721.1/71581 |
Similar Items
-
Critical Voltage for Electrical Reliability of GaN High Electron Mobility Transistors on Si Substrate
by: Demirtas, Sefa, et al.
Published: (2010) -
A model for the critical voltage for electrical degradation of GaN high electron mobility transistors
by: Joh, Jungwoo, et al.
Published: (2010) -
Time evolution of electrical degradation under high-voltage stress in GaN high electron mobility transistors
by: Joh, Jungwoo, et al.
Published: (2012) -
RF Power Degradation of GaN High Electron Mobility Transistors
by: Joh, Jungwoo, et al.
Published: (2012) -
Reliability of GaN high electron mobility transistors on silicon substrates
by: Demirtas, Sefa
Published: (2010)