Scalability of Sub-100 nm InAs HEMTs on InP Substrate for Future Logic Applications
We have experimentally studied the scaling behavior of sub-100-nm InAs high-electron mobility transistors (HEMTs) on InP substrate from the logic operation point of view. These devices have been designed for scalability and combine a thin InAlAs barrier and a thin channel containing a pure InAs subc...
Main Authors: | Kim, Dae-Hyun, del Alamo, Jesus A. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2012
|
Online Access: | http://hdl.handle.net/1721.1/71639 |
Similar Items
-
Scalability of sub-100 nm thin-channel InAs PHEMTs
by: del Alamo, Jesus A., et al.
Published: (2010) -
Logic characteristics of 40 nm thin-channel InAs HEMTs
by: Kim, Tae-Woo, et al.
Published: (2012) -
Performance analysis of ultra-scaled InAs HEMTs
by: del Alamo, Jesus A., et al.
Published: (2010) -
Injection velocity in thin-channel InAs HEMTs
by: Kim, Tae-Woo, et al.
Published: (2012) -
30 nm In[subscript 0.7]Ga[subscript 0.3]As inverted-type HEMTs with reduced gate leakage current for logic applications
by: Kim, Tae-Woo, et al.
Published: (2010)