A CMOS Imager With a Programmable Bit-Serial Column-Parallel SIMD/MIMD Processor
An imager with an integrated fully programmable bit-serial column-parallel processor is proposed to meet the demand for a compact and versatile system-on-imager chip for consumer applications. The on-imager processor is targeting a computationally intensive low-level image processing task. The proce...
Main Authors: | Yamashita, Hirofumi, Sodini, Charles G. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2012
|
Online Access: | http://hdl.handle.net/1721.1/71887 https://orcid.org/0000-0002-0413-8774 |
Similar Items
-
SIMD column-parallel polygon rendering
by: Eldridge, Matthew Willard
Published: (2007) -
Parallel MIMD computation : the HEP supercomputer and its applications
Published: (2002) -
Design and implementation of a PowerPC backend with optimizations for the AltiVec SIMD processor
by: Deeds, Matthew W. (Matthew Woodson), 1977-
Published: (2014) -
Synchronized MIMD Computing
by: Kuszmaul, Bradley C.
Published: (2023) -
Synchronized MIMD computing
by: Kuszmaul, Bradley Clair
Published: (2005)