Zero-crossing detector based reconfigurable analog system
A reconfigurable analog system is presented that implements pipelined ADCs, switched-capacitor filters, and programmable gain amplifiers. Each block employs a zero-crossing based circuit for easy reconfigurability and power efficiency. Configured as a 10-bit ADC, the chip consumes 1.92mW at 50MSPS w...
Main Authors: | Lajevardi, Payam, Chandrakasan, Anantha P., Lee, Hae-Seung |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2012
|
Online Access: | http://hdl.handle.net/1721.1/72194 https://orcid.org/0000-0002-7783-0403 https://orcid.org/0000-0002-5977-2748 |
Similar Items
-
Design and analysis of reconfigurable analog system
by: Lajevardi, Payam
Published: (2011) -
Self-reconfigurable micro-implants for cross-tissue wireless and batteryless connectivity
by: Abdelhamid, Mohamed R, et al.
Published: (2022) -
A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1 V Power Scalable SAR ADC for Sensor Applications
by: Yip, Marcus, et al.
Published: (2015) -
A 28nm FDSOI integrated reconfigurable switched-capacitor based step-up DC-DC converter with 88% peak efficiency
by: Biswas, Avishek, et al.
Published: (2016) -
A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS
by: Verma, Naveen, et al.
Published: (2010)