Design of a high-throughput distributed shared-buffer NoC router
Router microarchitecture plays a central role in the performance of an on-chip network (NoC). Buffers are needed in routers to house incoming flits which cannot be immediately forwarded due to contention. This buffering can be done at the inputs or the outputs of a router, corresponding to an input-...
Main Authors: | Ramanujam, Rohit Sunkam, Soteriou, Vassos, Lin, Bill, Peh, Li-Shiuan |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2012
|
Online Access: | http://hdl.handle.net/1721.1/72481 https://orcid.org/0000-0001-9010-6519 |
Similar Items
-
The performance evaluation of link-sharing method of buffer in NoC router
by: Fukase, Naohisa, et al.
Published: (2013) -
The communication performance of link-sharing method of buffer in NoC router: the relation between the communication performance and the number of banks
by: Fukase, Naohisa, et al.
Published: (2013) -
Asynchronous-logic QDI quad-rail sense-amplifier half-buffer approach for NoC router design
by: Ho, Weng-Geng, et al.
Published: (2019) -
Network-on-chip (NOC) wormhole router design /
by: Kuan, Wai Chong, 1985-, et al.
Published: (2009) -
A low latency NoC router supporting routing adaptivity /
by: Gwee, Yong Chun, 1982-, et al.
Published: (2012)