Judicious Thread Migration When Accessing Distributed Shared Caches
Chip-multiprocessors (CMPs) have become the mainstream chip design in recent years; for scalability reasons, designs with high core counts tend towards tiled CMPs with physically distributed shared caches. This naturally leads to a Non-Uniform Cache Architecture (NUCA) design, where on chip access l...
| Main Authors: | , , , |
|---|---|
| Other Authors: | |
| Format: | Article |
| Language: | en_US |
| Published: |
2012
|
| Online Access: | http://hdl.handle.net/1721.1/73130 https://orcid.org/0000-0001-8253-7714 https://orcid.org/0000-0001-5490-2323 |