Thermal considerations for advanced SOI substrates designed for III-V/Si heterointegration
Silicon-on-lattice engineered substrates (SOLES) are SOI substrates with embedded Ge layers that facilitate III-V compound integration for advanced integrated circuits. The new materials integration scheme in SOLES requires the analysis of its thermal stability and diffusion barrier properties. In t...
Main Authors: | Bulsara, Mayank, Fitzgerald, Eugene A., Yang, N., Liu, W. K., Lubyshev, D., Fastenau, J. M., Wu, Y., Urteaga, M., Ha, W., Bergman, J., Brar, B., Drazek, C., Daval, N., Benaissa, L., Augendre, E., Hoke, William E., LaRoche, J. R., Herrick, K. J., Kazior, T. E. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Materials Science and Engineering |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2012
|
Online Access: | http://hdl.handle.net/1721.1/73512 https://orcid.org/0000-0002-1891-1959 |
Similar Items
-
A high performance differential amplifier through the direct monolithic integration of InP HBTs and Si CMOS on silicon substrates
by: Bulsara, Mayank, et al.
Published: (2010) -
Progress and challenges in the direct monolithic integration of III-V devices and Si CMOS on silicon substrates
by: Fitzgerald, Eugene A., et al.
Published: (2010) -
High Performance Mixed Signal Circuits Enabled by the Direct Monolithic Heterogeneous Integration of InP HBT and Si CMOS on a Silicon Substrate
by: Kazior, T. E., et al.
Published: (2013) -
Growth of InGaAs-channel transistor layers on large-scale Si wafers for HeteroIntegration with Si CMOS
by: Nguyen, X.S., et al.
Published: (2017) -
Advanced Epitaxy on 2D Materials for Bottom-up Heterointegration with Low-defects and Membrane Production with High-throughput
by: Lu, Kuangye
Published: (2023)