Minimizing the risk qualification test wafers have on the manufacturing readings of a new microprocessor fabrication site through data processes
Thesis (S.M.)--Massachusetts Institute of Technology, Sloan School of Management; and, (S.M.)--Massachusetts Institute of Technology, Dept. of Mechanical Engineering, 2001.
Main Author: | Howe, Jonathan E. (Jonathan Emerson), 1973- |
---|---|
Other Authors: | Stephen C. Graves and Stanley B. Gershwin. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/84226 |
Similar Items
-
Development, implementation, and application of project prioritization system in wafer fabrication manufacturing
by: Han, Byungho
Published: (2005) -
Microprocessor manufacturing throuhput time variability
by: Ku, Jason
Published: (2007) -
Improving synergy in multi-site microprocessor manufacturing : an analysis of a copy exactly approach
by: Mlynarczyk, Michele M. (Michele Marie)
Published: (2005) -
Variation reduction in a wafer fabrication line through inspection optimization
by: Bean, John W. (John Wellard)
Published: (2008) -
Qualification and characterization of metal additive manufacturing
by: Byron, Andrew James
Published: (2016)