Low-energy radix-2 serial and parallel FFT designs
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2013.
Main Author: | Zhang, DongNi |
---|---|
Other Authors: | Anantha P. Chandrakasan. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/84855 |
Similar Items
-
An FPGA implementation and performance analysis between radix-2 and radix-4 of 4096 point FFT
by: Abbas, Zaid Ali, et al.
Published: (2018) -
Theoretically-efficient and practical parallel in-place radix sorting
by: Obeya, Omar.
Published: (2019) -
An area efficient 1024-point low power radix-22 FFT processor with feed-forward multiple delay commutators
by: Le Ba, Ngoc, et al.
Published: (2019) -
An ultra-low voltage FFT processor using energy-aware techniques
by: Wang, Alice, 1975-
Published: (2005) -
High-speed and low-power serial accumulator for serial/parallel multiplier
by: Meher, Manas Ranjan, et al.
Published: (2010)