An architecture synthesis system for embedded processors
Thesis (Ph.D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2000.
Main Author: | Hadjiyiannis, George Ioannou |
---|---|
Other Authors: | Srinivas Devadas. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/86440 |
Similar Items
-
A low power, low bandwidth protocol for remote wireless terminals
by: Hadjiyiannis, George Ioannou
Published: (2007) -
Multipass communication systems for tiled processor architectures
by: Shnidman, Nathan R. (Nathan Robert)
Published: (2007) -
Low-voltage embedded biomedical processor design
by: Kwong, Joyce Y. S. (Joyce Yui Si)
Published: (2011) -
AVIV : a retargetable code generator for embedded processors
by: Hanono, Silvina Zimi
Published: (2013) -
Code generation and optimization for embedded digital signal processors
by: Liao, Stan Yi-Huang, 1972-
Published: (2005)