Analysis and characterization of random skew and jitter in a novel clock network
Thesis (Ph.D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2000.
Main Author: | Gutnik, Vadim |
---|---|
Other Authors: | Anantha Chandrakasan. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/86441 |
Similar Items
-
A low-skew, low jitter receiver circuit for on-chip optical clock distribution
by: Drego, Nigel Anthony, 1980-
Published: (2014) -
Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009) -
An on chip low skew optical clock receiver
by: Lum, Allan Marn Loy, 1978-
Published: (2014) -
Calibration of sampling clock skew in high-speed, high-resolution time-interleaved ADCs
by: Kumar, Daniel Prashanth
Published: (2015) -
Variable supply voltage for low power DSP
by: Gutnik, Vadim
Published: (2008)