Exploiting superword level parallelism with multimedia instruction sets

Exploiting superword level parallelism with multimedia instruction sets

Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2000.

Bibliographic Details
Main Author:	Larsen, Samuel (Samuel Barton), 1975-
Other Authors:	Saman Amarasinghe.
Format:	Thesis
Language:	eng
Published:	Massachusetts Institute of Technology 2014
Subjects:	Electrical Engineering and Computer Science.
Online Access:	http://hdl.handle.net/1721.1/86445

Similar Items

Exploiting Superword Level Parallelism with Multimedia Instruction Sets
by: Larsen, Samuel, et al.
Published: (2023)

Compilation techniques for short-vector instructions
by: Larsen, Samuel (Samuel Barton), 1975-
Published: (2007)

goSLP: globally optimized superword level parallelism framework
by: Mendis, Charith, et al.
Published: (2021)

All You Need Is Superword-Level Parallelism: Systematic Control-Flow Vectorization with SLP
by: Chen, Yishen, et al.
Published: (2022)

Software orchestration of instruction level parallelism on tiled processor architectures
by: Lee, Walter (Walter Cheng-Wan)
Published: (2006)

Exploiting Vector Parallelism in Software Pipelined Loops
by: Larsen, Sam, et al.
Published: (2005)

Exploiting fine-grain parallelism in transactional database systems
by: Yan, Cong, S.M. Massachusetts Institute of Technology
Published: (2016)

Instruction set and simulation framework for transactional memory
by: Lee, Vinson, 1978-
Published: (2014)

Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration
by: Lam, Siew-Kei, et al.
Published: (2013)

FPGA-aware custom instructions for reconfigurable instruction set processors
by: Lam, Siew Kei
Published: (2011)

Selective Vectorization for Short-Vector Instructions
by: Amarasinghe, Saman, et al.
Published: (2009)

Using multimedia in design instruction
by: Kiani, Sepehr
Published: (2007)

Authenticating multimedia in the presence of noise
by: Martinian, Emin, 1975-
Published: (2014)

Design of trace caches for high bandwidth instruction fetching
by: Sung, Michael, 1975-
Published: (2009)

Reducing instruction cache energy using gated wordlines
by: Panich, Mukaya, 1975-
Published: (2013)

Advanced Vocoder Idle Slot Exploitation for TIA IS-136 standard
by: Yeh, Ernest Nanjung, 1975-
Published: (2009)

Management of an instructional multimedia project: the macro-level implementation of the ADDIE model, and lessons learnt
by: Yeo, Say Kiong.
Published: (2008)

Exploiting texture-motion duality in optical flow and image segmentation
by: Ross, Michael G. (Michael Gregory), 1975-
Published: (2014)

Exploiting Parallelism in VLSI CAD
by: Marantz, Joshua David
Published: (2023)

Abstraction models at system level for networked interactive multimedia scripting
by: Lai, Jimmy Chi-Ming
Published: (2007)

Space - Time Scheduling of Instruction-Level Parallelism on a Raw Machine
by: Lee, Walter, et al.
Published: (2023)

Store Buffers : implementing single cycle store instructions in write-through, write-back and set associative caches
by: Nagpal, Radhika
Published: (2007)

Instruction level branch condition penetration for BiFF
by: Chen, Taoyu
Published: (2021)

Pixel-level data fusion techniques applied to the detection of gust fonts
by: Kwon, Samuel M. (Samuel Moonha)
Published: (2007)

Divergence analysis and processing for Mandarin-English parallel text exploitation
by: Shun, Chieh Lin, et al.
Published: (2004)

Parallel FFTCAP : a parallel precorrected FFT based capacitance extraction program for signal integrity analysis
by: Nadkarni, Vivek Bhalchandra, 1975-
Published: (2009)

Exploiting the Parallelism Exposed by Partial Evaluation
by: Berlin, Andrew A., et al.
Published: (2004)

Exploiting the Parallelism Exposed by Partial Evaluation
by: Surati, Rajeev
Published: (2004)

Impact of Multimedia Instructional Materials on Creative Thinking
by: Hafizoah, Kassim, et al.
Published: (2010)

Cimple: instruction and memory level parallelism: a DSL for uncovering ILP and MLP
by: Kiriansky, Vladimir, et al.
Published: (2020)

Software instruction caching
by: Miller, Jason Eric, 1976-
Published: (2008)

Flexible Instruction-Set Semantics via Abstract Monads (Experience Report)
by: Bourgeat, Thomas, et al.
Published: (2023)

Parallelization of the mosaic image alighment algorithm
by: Stanley, Laughton M. (Laughton Maury), 1975-
Published: (2013)

Vision, instruction, and action
by: Chapman, David,1961-
Published: (2005)

The design and construction of a data path chip set for a fault tolerant parallel processor
by: Sakamaki, Charles E. (Charles Euriku)
Published: (2008)

Exploration vs. exploitation in coupon personalization
by: Atwi, Aliaa
Published: (2018)

Exploiting syntactic relations for question answering
by: Loreto, Daniel
Published: (2008)

Automated exploitation of fully randomized executables
by: Gadient, Austin James.
Published: (2020)

Maskless parallel patterning with zone plate array lithography (ZPAL)
by: Gil, Darío, 1975-
Published: (2014)

Exploiting DSP block capabilities in FPGA high level design flows
by: Ronak Bajaj
Published: (2017)