Simulation of CACHET on a multiprocessor computer
Thesis (S.B. and M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2000.
Main Author: | Sarkar, Andrew Michael, 1975- |
---|---|
Other Authors: | Arvind. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/86503 |
Similar Items
-
An efficient buffer management methods for Cachet
by: Kim, Byungsub, 1978-
Published: (2005) -
Compiling for parallel multithreaded computation on symmetric multiprocessors
by: Shaw, Andrew, 1968-
Published: (2009) -
PROTEUS, a microprogrammable, multiprocessor computer
by: Kesselman, Joseph Jay
Published: (2005) -
Simulation of a novel multiprocessor system based on dataflow principles
by: Zhou, Mo, S.M. Massachusetts Institute of Technology
Published: (2016) -
A lisp-oriented multiprocessor architecture for digital parity simulation
by: Courtemanche, Anthony James.
Published: (2005)