A low-power 32 bit datapath design

A low-power 32 bit datapath design

Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2000.

Bibliographic Details
Main Author:	Heo, Seongmoo, 1977-
Other Authors:	Krste Asanović.
Format:	Thesis
Language:	eng
Published:	Massachusetts Institute of Technology 2014
Subjects:	Electrical Engineering and Computer Science.
Online Access:	http://hdl.handle.net/1721.1/86624

Similar Items

The design of low-power digital datapath circuits
by: Steinheider, Jeffrey L. (Jeffrey Lee), 1977-
Published: (2014)

Exposing datapath elements to reduce microprocessor energy consumption
by: Hampton, Mark Jerome, 1977-
Published: (2005)

Design and implementation of a low voltage micropower 16-bit asynchronous datapath for a low power asynchronous microprocessor
by: Chang, Khia Ho.
Published: (2008)

Optimal digital system design in deep submicron technology
by: Heo, Seongmoo, 1977-
Published: (2007)

Designing a congestion control plane datapath with QUIC
by: Raghavan, Deepti.
Published: (2019)

Design and implementation of the integer unit datapath of the MAP cluster of the M-machine
by: Gupta, Parag
Published: (2007)

VLSI datapath choices : cell-based versus full-custom
by: Chang, Andrew Liang Ping, 1965-
Published: (2005)

Design and analysis of low-power 32-bit logarithmic barrel shifter
by: Liu, Yufeng
Published: (2020)

Hardware implementation of a power efficient CGRA with single-cycle multi-hop datapaths
by: Su, Lingzhi
Published: (2022)

Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor
by: Fang, Gloria(Gloria Yu Liang)
Published: (2021)

Multivoltage multifrequency low-energy synthesis for functionally pipelined datapath
by: Xing, Xianwu, et al.
Published: (2010)

32-bit low power-delay-product arithmetic-logic unit design
by: Ren, Jialu
Published: (2022)

Design Optimization Of Datapath Transmitter In Bluetooth Baseband Controller
by: Lim , Hwei Ean
Published: (2017)

Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
by: Chua, Chien Chung.
Published: (2008)

Power-efficient design of 16-bit mixed-operand multipliers
by: Pornpromlikit, Sataporn, 1979-
Published: (2005)

A 32 sub-band/transform coder incorporating vector quantizing for adaptive bit allocation
by: Heron, Courtney D
Published: (2005)

Exploiting input parameter uncertainty for reducing datapath precision of SPICE device models
by: Kapre, Nachiket
Published: (2013)

Low power 32-bit full adders in 65nm CMOS technology
by: Kumar, Praveen.
Published: (2014)

Flexible code safety for Win32
by: Twyman, Andrew R. (Andrew Robert), 1977-
Published: (2013)

High voltage low-power 6 and 8-bit DACs for liquid crystal display driver applications
by: Kim, Peter, Kyung-Moon, 1978-
Published: (2014)

Postfiltering techniques in low bit-rate speech coders
by: Mustapha, Azhar K., 1975-
Published: (2013)

32-bit low-delay arithmetic-logic unit
by: Mu, Yihao
Published: (2022)

A low-power cochlear implant system
by: Baker, Michael W. (Michael Warren), 1977-
Published: (2008)

Visual perception based bit allocation for low bitrate video coding
by: Suryadevara, Rajesh
Published: (2008)

Edge based video image compression for low bit rate applications
by: Mizuki, Marcelo Mikiyo
Published: (2005)

Design of observers for the swing dynamics of power networks
by: Sonthikorn, Paisarn, 1977-
Published: (2014)

A low power digitizer for precision carrier band measurements
by: Santarelli, Keith R. (Keith Robert), 1977-
Published: (2008)

Effect of power amplifier nonlinearity on system performance metric, bit-error-rate (BER)
by: Edalat, Farinaz, 1979-
Published: (2014)

Ethernet module design for a 32-bit micro controller
by: Zhang, Lei
Published: (2008)

Design and implementation of 32-bit SDRAM memory controller with optimized dynamic power using ASIC
by: T., Zheng Hong, et al.
Published: (2023)

Digital computer arithmetic datapath design using verilog hdl /
by: Stine, James E., 1966-
Published: (2004)

Low power ad-hoc network for ground to air communication
by: Stults, Joshua J. (Joshua John), 1977-
Published: (2014)

Low power 16-bit multiplier design
by: Heng, Zeng An
Published: (2015)

Very low bit rate object based image compression using nonlinear geometric transforms
by: Nagarajan, Ram
Published: (2007)

32-bit adders using adiabatic switching for low power IC design
by: Joseph, Dhannya Mary
Published: (2013)

A classification of reversible bit and stabilizer operations
by: Grier, Daniel
Published: (2015)

Bit-rate selection in wireless networks
by: Bicket, John C. (John Charles)
Published: (2006)

Design of a low power VLSI systems powered by ambient mechanical vibration
by: Amirtharajah, Rajeevan
Published: (2005)

Design a 16-bit Low power multiplier
by: Gu, Bin
Published: (2018)

Design of a low-voltage low-power dc-dc HF converter
by: Hu, Jingying, Ph. D. Massachusetts Institute of Technology.
Published: (2008)