Implementation of delay and power reduction in deep sub-micron buses using coding
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2002.
Main Author: | Konstantakopoulos, Theodoros K., 1977- |
---|---|
Other Authors: | Anantha P. Chandrakasan. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/87204 |
Similar Items
-
Deep sub-micron voltage reference
by: Hnin, Yadanar Ko
Published: (2014) -
Circuit techniques for subthreshold leakage reduction in a deep sub-micron process
by: Calhoun, Benton H. (Benton Highsmith), 1978-
Published: (2014) -
IDDQ testing for deep sub-micron SOC
by: Ye, Xiaocheng.
Published: (2008) -
Advanced planarization techniques for deep sub-micron applications
by: Lim, Victor Seng Keong.
Published: (2008) -
Interconnect modeling and optimization in deep sub-micron technologies
by: Sotiriadis, Paul Peter P. (Paul Peter Peter-Paul), 1973-
Published: (2005)