Architectural implications of bit-level computation in communication applications
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2002.
Main Author: | Wentzlaff, David, 1979- |
---|---|
Other Authors: | Anant Agarwal. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/87324 |
Similar Items
-
A Quantitative Comparison of Reconfigurable, Tiled, and Conventional Architectures on Bit-level Computation
by: Wentzlaff, David, et al.
Published: (2005) -
dPool : a distributed data structure for factored operating systems
by: Wentzlaff, David, 1979-
Published: (2012) -
Abacus--a reconfigurable bit-parallel architecture for early vision
by: Bolotski, Michael, 1965-
Published: (2005) -
Multi-dimensional bit rate control for video communication
by: Reed, Eric Christopher
Published: (2014) -
Power-efficient design of 16-bit mixed-operand multipliers
by: Pornpromlikit, Sataporn, 1979-
Published: (2005)