Low-power single-precision IEEE Floating-point unit
Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2003.
Main Author: | Jain, Sheetal A., 1980- |
---|---|
Other Authors: | Krste Asanovic. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/87426 |
Similar Items
-
IEEE single precision floating point divider /
by: 224950 Lim, Kae Yih
Published: (2005) -
Digital design of IEEE single precision floating point divider using VHDL implement in FPGA /
by: 426825 Koh, Kai Ngiap
Published: (2003) -
Floating-point unit (FPU) designs with nano-electromechanical (NEM) relays
by: Dutta, Sumit, Ph. D. Massachusetts Institute of Technology
Published: (2014) -
Floating point multiply/add unit for the M-machine node processor
by: Hartman, Daniel K
Published: (2007) -
Software floating-point computation on parallel mahcines
by: Zhang, Michael Ruogu, 1977-
Published: (2013)