Techniques for low-power high-performance ADCs

Techniques for low-power high-performance ADCs

Thesis: Ph. D., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2014.

Bibliographic Details
Main Author:	Lee, Sunghyuk
Other Authors:	Anantha P. Chandrakasan and Hae-Seung Lee.
Format:	Thesis
Language:	eng
Published:	Massachusetts Institute of Technology 2014
Subjects:	Electrical Engineering and Computer Science.
Online Access:	http://hdl.handle.net/1721.1/87928

Similar Items

Low-power high-performance SAR ADC with redundancy and digital background calibration
by: Chang, Albert Hsu Ting
Published: (2013)

Techniques for low distortion buffering of high speed switched capacitor ADC's
by: Das, Dave Roy
Published: (2008)

An ultra low power ADC for wireless micro-sensor applications
by: Verma, Naveen
Published: (2006)

A zero-crossing based pipelined analog-to-digital converter with supply voltage scalibility
by: Lee, Sunghyuk
Published: (2011)

Low power ADC design
by: New, Jin Rui
Published: (2020)

Low-power high-performance SAR ADC with redundancy and digital error-correction
by: Sharma, Sunny
Published: (2018)

An on-chip input driver for a high-voltage SAR ADC
by: Linke, Kevin Robert
Published: (2014)

A highly digital, reconfigurable and voltage scalable SAR ADC
by: Yip, Marcus
Published: (2010)

Precision hybrid pipelined ADC
by: Markova, Mariana (Mariana T.)
Published: (2014)

Calibration of sampling clock skew in high-speed, high-resolution time-interleaved ADCs
by: Kumar, Daniel Prashanth
Published: (2015)

Low-power comparator-based pipelined ADC
by: Liew, Tien Wei.
Published: (2011)

Equation-based hierarchical optimization of a pipeline ADC
by: Khanna, Tania
Published: (2008)

Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
by: Brooks, Lane Gearle, 1975-
Published: (2009)

Circuits for high-performance low-power VLSI logic
by: Ma, Albert
Published: (2007)

Low power SAR ADC designs for sensing applications
by: Yang, Yongkui
Published: (2017)

A sampling jitter tolerant continuous-time pipeline ADC
by: Mittal, Rishabh.
Published: (2020)

Mitigating timing noise in ADCs through digital post-processing
by: Weller, Daniel (Daniel Stuart)
Published: (2009)

Towards low-power yet high-performance networks-on-chip
by: Park, Sunghyun, Ph. D. Massachusetts Institute of Technology
Published: (2015)

Low-power techniques for video decoding
by: Finchelstein, Daniel Frederic
Published: (2010)

Design of low voltage low power SAR ADC for biomedical application
by: Venkadasamy Navaneethan
Published: (2010)

High-Speed ADC
by: Lu, Qian Qian
Published: (2015)

High speed ADC
by: Lin, Esmond Chengyuan
Published: (2017)

Evaluation program for high speed ADC
by: Lu, Yu Wen.
Published: (2010)

Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizers
by: Perrott, Michael H. (Michael Henderson)
Published: (2005)

Design port and optimization of a high-speed SAR ADC comparator from 65nm to 0.11[mu]M
by: Micheva, Nora Iordanova
Published: (2011)

Design of a high sensitivity and low power ultrasound receiver with a high-resolution SAR ADC for photoacoustic sensing and imaging
by: Yang, Chuanshi
Published: (2020)

Techniques for high-efficiency outphasing power amplifiers
by: Godoy, Philip (Philip Andrew)
Published: (2012)

Amplifier and data converter techniques for low power sensor interfaces
by: Yaul, Frank M
Published: (2017)

Low-power design techniques for pipelined analog-to-digital converters
by: Yu, Paul Chuan-Wei
Published: (2005)

Subthreshold leakage control techniques for low power digital circuits
by: Kao, James T. (James Ting Yu)
Published: (2005)

SC²EPTON : high-performance and scalable, low-power and intelligent, ordered Mesh on-chip network
by: Daya, Bhavya Kishor
Published: (2016)

Low-power non-binary SAR ADC with a two-mode comparator
by: Li, Jianni
Published: (2015)

Interleaved conversion techniques for high density power supplies
by: Miwa, Brett Andrew
Published: (2005)

A 4th order continuous-time [Delta] [Epsilon] ADC with VCO-based integrator and quantizer
by: Park, Matthew Jeremiah
Published: (2009)

Digital ADCs and ultra-wideband RF circuits for energy constrained wireless applications by Denis Clarke Daly.
by: Daly, Denis Clarke
Published: (2010)

Very-high-frequency low-voltage power delivery
by: Li, Wei, Ph. D. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Published: (2013)

Design of high performance continuous time sigma delta ADC
by: Zhang, Fan
Published: (2011)

Feasibility of a 16bit, 3MSPS multibit per stage pipeline ADC using digital calibration
by: Courcy, Matthew Louis, 1973-
Published: (2010)

Low power ROM generation
by: Chou, Paul L. (Paul Lee)
Published: (2008)

Low phase noise, high bandwidth frequency synthesis techniques
by: Meninger, Scott (Scott Edward), 1974-
Published: (2006)