Energy-aware system design using circuit reconfigurability with a focus on low-power SRAMs

Energy-aware system design using circuit reconfigurability with a focus on low-power SRAMs

Thesis: Ph. D., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2014.

Bibliographic Details
Main Author:	Sinangil, Yildiz
Other Authors:	Anantha P. Chandrakasan.
Format:	Thesis
Language:	eng
Published:	Massachusetts Institute of Technology 2014
Subjects:	Electrical Engineering and Computer Science.
Online Access:	http://hdl.handle.net/1721.1/90002

Similar Items

Fault tolerant, low voltage SRAM design
by: Sinangil, Yildiz
Published: (2010)

An embedded energy monitoring circuit for a 128kbit SRAM with body-biased sense-amplifiers
by: Sinangil, Yildiz, et al.
Published: (2015)

Low-power and application-specific SRAM design for energy-efficient motion estimation
by: Sinangil, Mahmut E. (Mahmut Ersin)
Published: (2012)

SRAM-based NATURE: A dynamically reconfigurable FPGA based on 10T low-power SRAMs
by: Jha, Niraj K., et al.
Published: (2013)

Energy efficient reconfigurable SRAM using data-dependency
by: Duan, Chuhong
Published: (2016)

Low power design for SRAM
by: Chen, Jiahuan
Published: (2019)

Ultra-low power SRAM and SRAM based PUF design
by: Lu, Lu
Published: (2019)

Low-power and robust SRAM design
by: Chen, Junchao.
Published: (2013)

A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS
by: Verma, Naveen, et al.
Published: (2010)

High energy efficient ultra-low voltage SRAM design : device, circuit, and architecture
by: Kim, Tony Tae-Hyoung, et al.
Published: (2013)

Fabrication and characterization of microelectronic devices, circuits and systems (design of low-power high-performance comparators and SRAMs)
by: Yeo, Kiat Seng., et al.
Published: (2008)

The Design of Low Power CMOS SRAM Subsystems
by: Lee, Chu Liang
Published: (2001)

Low-power techniques for CMOS SRAM design
by: Wang, Hai Bo
Published: (2009)

Design of low-voltage low-power nano-scale SRAMs
by: Do, Anh Tuan
Published: (2011)

Low power SRAM-based computing-in-memory design
by: Wang, Shuqi
Published: (2023)

CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks
by: Biswas, Avishek, et al.
Published: (2019)

Ultra-dynamic voltage scalable (U-DVS) SRAM design considerations
by: Sinangil, Mahmut E. (Mahmut Ersin)
Published: (2009)

Design of low-power PVT-aware circuits for power management applications
by: Wang, Dong
Published: (2018)

Ultra-low voltage SRAM design
by: Zhou, Jay Yun Jie
Published: (2017)

Ultra-low voltage SRAM design
by: Wong, Timothy Ting Hin
Published: (2019)

Sub-threshold SRAM cell design for ultra low-power applications
by: Lei, Gang.
Published: (2011)

Ultra-low-power SRAM design in high variability advanced CMOS
by: Verma, Naveen
Published: (2010)

Energy-efficient data-aware SRAM design utilizing column-based data encoding
by: Do, Anh Tuan, et al.
Published: (2022)

A full custom design methodology for integrated circuit - SRAM
by: Chiu, Chun-Jen.
Published: (2012)

Minimum energy driven ultra-low voltage SRAM
by: Sebastian, Hendrick
Published: (2023)

Low-voltage aging-tolerant sram designs
by: Lee, Zhao Chuan
Published: (2018)

Energy-aware network coding circuit and system design
by: Angelopoulos, Georgios, Ph. D. Massachusetts Institute of Technology
Published: (2011)

SRAM devices and circuits optimization toward energy efficiency in multi-Vth CMOS
by: Wang, Bo, et al.
Published: (2015)

Application-Specific SRAM Design Using Output Prediction to Reduce Bit-Line Switching Activity and Statistically Gated Sense Amplifiers for Up to 1.9x Lower Energy/Access
by: Sinangil, Mahmut E., et al.
Published: (2015)

Power and energy efficient ultra-fine-grained power switch for SRAMs
by: Yeoh, Yuan Lin.
Published: (2011)

Non-imprinting high-speed erase SRAM IC design for low-power operation
by: Bian, Jia Kun
Published: (2016)

Design and performance evaluation of a low-power data-line SRAM sense amplifier
by: Fu, Haitao, et al.
Published: (2010)

Design and performance evaluation of a low-power data-line SRAM sense amplifier
by: Fu, Haitao, et al.
Published: (2010)

Design of minimum energy driven ultra-low voltage SRAMs and D flip-flop
by: Wang, Bo
Published: (2015)

An SRAM using output prediction to reduce BL-switching activity and statistically-gated SA for up to 1.9× reduction in energy/access
by: Chandrakasan, Anantha P., et al.
Published: (2015)

Design of energy harvesting circuits for ultra-low power applications
by: Kiu, Derek Si Yong
Published: (2013)

Design and implementation of low-latency, low-power reconfigurable on-chip networks
by: Chen, Chia-Hsin, Ph. D. Massachusetts Institute of Technology
Published: (2017)

Scalable SRAM design
by: Wuu, John J. (John Jung-Sheun)
Published: (2008)

Low power digital integrated circuit design using energy recovery technique
by: Billy Wiguna Widjaja.
Published: (2008)

Design and sensitivity analysis of a new current-mode sense amplifier for low-power SRAM
by: Do, Anh Tuan, et al.
Published: (2010)