SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects

SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects

A 64-bit, 8 × 8 mesh network-on-chip (NoC) is presented that uses both new architectural and circuit design techniques to improve on-chip network energy-efficiency, latency, and throughput. First, we propose token flow control, which enables bypassing of flit buffering in routers, thereby reducing b...

书目详细资料
Main Authors:	Postman, Jacob, Krishna, Tushar, Edmonds, Christopher, Peh, Li-Shiuan, Chiang, Patrick
其他作者:	Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
格式:	文件
语言:	en_US
出版:	Institute of Electrical and Electronics Engineers (IEEE) 2014
在线阅读:	http://hdl.handle.net/1721.1/90540 https://orcid.org/0000-0001-9010-6519

相似书籍

SWIFT: A SWing-reduced Interconnect For a Token-based Network-on-Chip in 90nm CMOS
由: Krishna, Tushar, et al.
出版: (2011)

The reliable router : an architecture for fault tolerant interconnect
由: Dennison, Larry R. (Larry Robert)
出版: (2005)

Interconnections : bridges and routers/
由: 436725 Perlman, Radia
出版: (1992)

On-chip communication architectures : system on chip interconnect /
由: 367191 Pasricha, Sudeep, et al.
出版: (2008)

BOOM: Broadcast Optimizations for On-chip Meshes
由: Krishna, Tushar, et al.
出版: (2011)

Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-core NoCs
由: Chen, Chia-Hsin, et al.
出版: (2011)

Design of a multicast router for network-on-chip architectures with irregular topologies
由: Tseng, Hsi-Che, et al.
出版: (2015)

The implementation of a reliable router chip
由: Kan, Kin Hong
出版: (2007)

Garnet: A Detailed on-Chip Network Model inside a Full-System Simulator
由: Agarwal, Niket, et al.
出版: (2012)

Holistic comparison of optical routers for chip multiprocessors
由: Ye, Yaoyao, et al.
出版: (2013)

Network-on-chip (NOC) wormhole router design /
由: Kuan, Wai Chong, 1985-, et al.
出版: (2009)

Advanced router architectures /
由: 265054 Kloth, Axel K.
出版: (2006)

Enhanced wormhole router and network adapter architectures with virtual circuit support for network on chip /
由: Wang, Hsin Wey, 1982-, et al.
出版: (2011)

Design of a high-throughput distributed shared-buffer NoC router
由: Ramanujam, Rohit Sunkam, et al.
出版: (2012)

Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures
由: Agarwal, Anant, et al.
出版: (2008)

Network-on-chip fault detection and router self-test /
由: Wan Mohd. Amir Haris Wan Sallehuddin, 1986- author, et al.
出版: (2014)

Development of a wormhole router archicture for network on chip
由: Lee, Cheen Kok, 1982-, et al.
出版: (2009)

Development of a wormhole router archicture for network on chip
由: Lee, Cheen Kok, 1982-, et al.
出版: (2009)

40.4fJ/bit/mm Low-Swing On-Chip Signaling with Self-Resetting Logic Repeaters Embedded within a Mesh NoC in 45nm SOI CMOS
由: Park, Sunghyun, et al.
出版: (2015)

A placement/interconnect channel router : cutting your PI into slices
由: Koschella, James Joseph
出版: (2005)

Low-overhead hard real-time aware interconnect network router
由: Kinsy, Michel A., et al.
出版: (2015)

Enhanced wormhole router and network adapter architectures with virtual circuit support for network on chip [electronic resources] /
由: Wang, Hsin Wey, 1982-
出版: (2011)

Low-Swing Signaling on Monolithically Integrated Global Graphene Interconnects
由: Lee, Kyeong-Jae, et al.
出版: (2012)

Tolerating permanent faults in the input port of the network on chip router
由: Mohammed, Hala J., et al.
出版: (2019)

Network-on-chip (NOC) wormhole router design [electronic resource] /
由: Kuan, Wai Chong, 1985-
出版: (2009)

AS-Router: A novel allocation service for efficient Network-on-Chip
由: Monika Katta, et al.
出版: (2024-02-01)

On-chip optical interconnects using InGaN light-emitting diodes integrated with Si-CMOS
由: Wang, Bing, et al.
出版: (2018)

CSRouter:router architecture for service extensibility
由: Gao-feng LV, et al.
出版: (2012-07-01)

CSRouter:router architecture for service extensibility
由: Gao-feng LV, et al.
出版: (2012-07-01)

Low-swing signaling for energy efficient on-chip networks
由: Park, Sunghyun, Ph. D. Massachusetts Institute of Technology
出版: (2011)

Network-on-chip fault detection and router self-test [electronic resource] /
由: Wan Mohd. Amir Haris Wan Sallehuddin, 1986- author, et al.
出版: (2014)

Cooperative virtual channel router for adaptive hardwired FPGA network-on-chip
由: Zakaria, Fazrul Faiz, et al.
出版: (2016)

Lightweight thermal monitoring in optical networks-on-chip via router reuse
由: Li, Mengquan, et al.
出版: (2020)

The Other Face of On-Chip Interconnect
由: Agarwal, Anant
出版: (2010)

Different Chip Interconnecting Techniques
由: Hans Danielsson
出版: (1980-01-01)

GRATING-ASSISTED WAVE-GUIDE CHIP-TO-CHIP INTERCONNECTS
由: Chan, G, et al.
出版: (1994)

Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI
由: Park, Sunghyun, et al.
出版: (2012)

A WINDOWS-BASED ACTIVE-ROUTER ARCHITECTURE
由: Kasim M. Al-Aubidy, et al.
出版: (2010-12-01)

Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique
由: Alireza Monemi, et al.
出版: (2015-01-01)

Energy scalability of on-chip interconnection networks
由: Konstantakopoulos, Theodoros K., 1977-
出版: (2008)