Algorithms, architectures and circuits for low power HEVC codecs
Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2014.
Main Author: | Juvekar, Chiraag (Chiraag Shashikant) |
---|---|
Other Authors: | Anantha P. Chandrakasan. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/91087 |
Similar Items
-
Decoder Hardware Architecture for HEVC
by: Tikekar, Mehul, et al.
Published: (2015) -
Hardware and protocols for authentication and secure computation
by: Juvekar, Chiraag (Chiraag Shashikant)
Published: (2018) -
A 249Mpixel/s HEVC video-decoder chip for Quad Full HD applications
by: Huang, Chao-Tsung, et al.
Published: (2015) -
A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications
by: Tikekar, Mehul, et al.
Published: (2015) -
A Keccak-Based Wireless Authentication Tag with per-Query Key Update and Power-Glitch Attack Countermeasures
by: Juvekar, Chiraag Shashikant, et al.
Published: (2016)