Energy-efficient SRAM design in 28nm FDSOI Technology
Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2014.
Main Author: | Biswas, Avishek, Ph. D. Massachusetts Institute of Technology |
---|---|
Other Authors: | Anantha P. Chandrakasan. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/91095 |
Similar Items
-
A 28nm FDSOI integrated reconfigurable switched-capacitor based step-up DC-DC converter with 88% peak efficiency
by: Biswas, Avishek, et al.
Published: (2016) -
Energy-efficient smart embedded memory design for IoT and AI
by: Biswas, Avishek, Ph. D. Massachusetts Institute of Technology
Published: (2018) -
CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks
by: Biswas, Avishek, et al.
Published: (2019) -
Conv-RAM: An Energy-efficient SRAM with Embedded Convolution Computation for Low-power CNN based Machine Learning Applications
by: Biswas, Avishek, et al.
Published: (2019) -
Maximization of SRAM energy efficiency utilizing MTCMOS technology
by: Wang, Bo, et al.
Published: (2013)