A 249Mpixel/s HEVC video-decoder chip for Quad Full HD applications
The latest video coding standard High Efficiency Video Coding (HEVC) provides 50% improvement in coding efficiency compared to H.264/AVC, to meet the rising demand for video streaming, better video quality and higher resolutions. The coding gain is achieved using more complex tools such as larger an...
Main Authors: | Huang, Chao-Tsung, Tikekar, Mehul, Juvekar, Chiraag Shashikant, Sze, Vivienne, Chandrakasan, Anantha P. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers (IEEE)
2015
|
Online Access: | http://hdl.handle.net/1721.1/93239 https://orcid.org/0000-0002-8725-9669 https://orcid.org/0000-0002-5977-2748 https://orcid.org/0000-0003-1872-1976 |
Similar Items
-
A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications
by: Tikekar, Mehul, et al.
Published: (2015) -
Decoder Hardware Architecture for HEVC
by: Tikekar, Mehul, et al.
Published: (2015) -
A Fully-Integrated Energy-Efficient H.265/HEVC Decoder with eDRAM for Wearable Devices
by: Tikekar, Mehul, et al.
Published: (2017) -
A Fully Integrated Energy-Efficient H.265/HEVC Decoder With eDRAM for Wearable Devices
by: Tikekar, Mehul, et al.
Published: (2021) -
Algorithms, architectures and circuits for low power HEVC codecs
by: Juvekar, Chiraag (Chiraag Shashikant)
Published: (2014)