Towards low-power yet high-performance networks-on-chip
Thesis: Ph. D., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2014.
Main Author: | Park, Sunghyun, Ph. D. Massachusetts Institute of Technology |
---|---|
Other Authors: | Li-Shiuan Peh and Anantha P. Chandrakasan. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/93776 |
Similar Items
-
Low-swing signaling for energy efficient on-chip networks
by: Park, Sunghyun, Ph. D. Massachusetts Institute of Technology
Published: (2011) -
Design and implementation of low-latency, low-power reconfigurable on-chip networks
by: Chen, Chia-Hsin, Ph. D. Massachusetts Institute of Technology
Published: (2017) -
Scalable design of high-performance on-chip Terahertz source and imager
by: Hu, Zhi, Ph. D. Massachusetts Institute of Technology
Published: (2018) -
On-chip networks for manycore architecture
by: Cho, Myong Hyon, Ph. D. Massachusetts Institute of Technology
Published: (2014) -
On-Chip Network exploration and synthesis
by: Chen, Chia-Hsin, Ph. D. Massachusetts Institute of Technology
Published: (2012)