Reduction of process monitoring in semiconductor chip manufacturing
Thesis (M.B.A.)--Massachusetts Institute of Technology, Sloan School of Management; and (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1999.
Main Author: | Amar, Ajay, 1964- |
---|---|
Other Authors: | Arnold Barnett and Duane Boning. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/9742 |
Similar Items
-
Implications and implementation of manufacturing cycle time reduction
by: Jacobson, Scott Lee
Published: (2009) -
Increased semiconductor fabrication capacity through cross-site processing
by: Cowger, Christopher L. (Christopher Leland), 1971-
Published: (2009) -
Improving productivity of semiconductor manufacturing cluster tools
by: Nickel, Randal T
Published: (2005) -
Semiconductor cluster tool availability
by: Bailey, Troy A
Published: (2005) -
Managing process development risk : aluminum ultrasonic wire bonding for chip-on-board applications
by: Smith, Gregory J. (Gregory John)
Published: (2005)