Low-energy and area-efficient tri-level switching scheme for SAR ADC
A novel low-energy tri-level switching scheme for low-power successive approximation register (SAR) ADC is proposed. With the input common-mode voltage (Vcm) designed to be exactly half of the reference voltage (Vref ), the switching energy of the proposed switching scheme is reduced by 96.89% a...
Main Authors: | Yuan, C., Lam, Y. |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/100633 http://hdl.handle.net/10220/13270 |
Similar Items
-
A Low-power Area-efficient Switching Scheme for Charge-sharing DACs in SAR ADCs
by: Chen, Fred Fu-Chin, et al.
Published: (2012) -
Charge sharing non-binary SAR ADC
by: Chen, Xiangchen, et al.
Published: (2013) -
Energy-efficient spread second capacitor capacitive DAC for SAR ADC
by: Kim, Ju Eon, et al.
Published: (2019) -
SAR ADC with redundancy
by: Chen, Xiangchen.
Published: (2012) -
Design of switching trigger circuit of SAR logic controller for Radix-3 system SAR ADC
by: Abdussalam, Mohamad Ichiko
Published: (2015)