Detecting hardware trojan through time domain constrained estimator based unified subspace technique
Hardware Trojan (HT) has emerged as an impending security threat to hardware systems. However, conventional functional tests fail to detect HT since Trojans are triggered by rare events. Most of the existing side-channel based HT detection techniques just simply compare and analyze circuit's pa...
Main Authors: | Xue, Mingfu, Liu, Wei, Hu, Aiqun, Wang, Youdong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/100815 http://hdl.handle.net/10220/19687 |
Similar Items
-
Hardware Trojan detection with linear regression based gate-level characterization
by: Zhang, Li, et al.
Published: (2015) -
Low-cost design of stealthy hardware trojan for bit-level fault attacks on block ciphers
by: He, Wei, et al.
Published: (2017) -
Attack mitigation of hardware trojans for thermal sensing via micro-ring resonator in optical NoCs
by: Zhou, Jun, et al.
Published: (2021) -
Hardware Trojan detection based on the side-channel signal analysis
by: Lee, Liang Yuan
Published: (2014) -
Multiple Fault Attack on PRESENT with a Hardware Trojan Implementation in FPGA
by: Breier, Jakub, et al.
Published: (2016)