A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants
Scaling is often used to prevent overflow in digital signal processing (DSP). Unfortunately, scaling in residue number system (RNS) consumes significant hardware area and delay. The problem is worsened when more than one scaling factors are needed. Applications in which the computation results fall...
Main Authors: | , , |
---|---|
Other Authors: | |
Format: | Conference Paper |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/101678 http://hdl.handle.net/10220/16339 |
_version_ | 1826129461441986560 |
---|---|
author | Low, Jeremy Yung Shern Tay, Thian Fatt Chang, Chip Hong |
author2 | School of Electrical and Electronic Engineering |
author_facet | School of Electrical and Electronic Engineering Low, Jeremy Yung Shern Tay, Thian Fatt Chang, Chip Hong |
author_sort | Low, Jeremy Yung Shern |
collection | NTU |
description | Scaling is often used to prevent overflow in digital signal processing (DSP). Unfortunately, scaling in residue number system (RNS) consumes significant hardware area and delay. The problem is worsened when more than one scaling factors are needed. Applications in which the computation results fall into two distinct dynamic ranges could benefit from having two scaling factors for better trade-off between precision and hardware savings. This paper presents a new unified architecture for scaling an integer in the three-moduli set {2n-1, 2n, 2n+1} RNS by two different scaling factors, 2n(2n+1) and 2n. The unified architecture has hardware complexity approximating the most compact adder-based RNS scaler for a single scaling constant of 2n. Our analysis shows that the proposed dual scaler design is not only several orders of magnitude smaller but also significantly faster than the fastest LUT-based RNS scalers for the same scaling constants. |
first_indexed | 2024-10-01T07:40:59Z |
format | Conference Paper |
id | ntu-10356/101678 |
institution | Nanyang Technological University |
language | English |
last_indexed | 2024-10-01T07:40:59Z |
publishDate | 2013 |
record_format | dspace |
spelling | ntu-10356/1016782020-03-07T13:24:50Z A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants Low, Jeremy Yung Shern Tay, Thian Fatt Chang, Chip Hong School of Electrical and Electronic Engineering IEEE Asia Pacific Conference on Circuits and Systems (2012 : Kaohsiung, Taiwan) DRNTU::Engineering::Electrical and electronic engineering Scaling is often used to prevent overflow in digital signal processing (DSP). Unfortunately, scaling in residue number system (RNS) consumes significant hardware area and delay. The problem is worsened when more than one scaling factors are needed. Applications in which the computation results fall into two distinct dynamic ranges could benefit from having two scaling factors for better trade-off between precision and hardware savings. This paper presents a new unified architecture for scaling an integer in the three-moduli set {2n-1, 2n, 2n+1} RNS by two different scaling factors, 2n(2n+1) and 2n. The unified architecture has hardware complexity approximating the most compact adder-based RNS scaler for a single scaling constant of 2n. Our analysis shows that the proposed dual scaler design is not only several orders of magnitude smaller but also significantly faster than the fastest LUT-based RNS scalers for the same scaling constants. 2013-10-10T02:55:02Z 2019-12-06T20:42:39Z 2013-10-10T02:55:02Z 2019-12-06T20:42:39Z 2012 2012 Conference Paper Low, J. Y. S., Tay, T. F., & Chang, C. H. (2012). A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants. 2012 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp.296-299. https://hdl.handle.net/10356/101678 http://hdl.handle.net/10220/16339 10.1109/APCCAS.2012.6419030 en |
spellingShingle | DRNTU::Engineering::Electrical and electronic engineering Low, Jeremy Yung Shern Tay, Thian Fatt Chang, Chip Hong A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants |
title | A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants |
title_full | A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants |
title_fullStr | A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants |
title_full_unstemmed | A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants |
title_short | A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants |
title_sort | unified 2n 1 2n 2n 1 rns scaler with dual scaling constants |
topic | DRNTU::Engineering::Electrical and electronic engineering |
url | https://hdl.handle.net/10356/101678 http://hdl.handle.net/10220/16339 |
work_keys_str_mv | AT lowjeremyyungshern aunified2n12n2n1rnsscalerwithdualscalingconstants AT taythianfatt aunified2n12n2n1rnsscalerwithdualscalingconstants AT changchiphong aunified2n12n2n1rnsscalerwithdualscalingconstants AT lowjeremyyungshern unified2n12n2n1rnsscalerwithdualscalingconstants AT taythianfatt unified2n12n2n1rnsscalerwithdualscalingconstants AT changchiphong unified2n12n2n1rnsscalerwithdualscalingconstants |