Liquid state machine with dendritically enhanced readout for low-power, neuromorphic VLSI implementations
In this paper, we describe a new neuro-inspired, hardware-friendly readout stage for the liquid state machine (LSM), a popular model for reservoir computing. Compared to the parallel perceptron architecture trained by the p-delta algorithm, which is the state of the art in terms of performance of re...
Main Authors: | Roy, Subhrajit, Banerjee, Amitava, Basu, Arindam |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/102407 http://hdl.handle.net/10220/24572 |
Similar Items
-
Improved margin multi-class classification using dendritic neurons with morphological learning
by: Hussain, Shaista, et al.
Published: (2015) -
Low power PWM based sensor readout circuit
by: He, Shengyu
Published: (2022) -
Low-voltage, low-power CMOS arithmetic circuits for energy efficient VLSI applications
by: Gu, Jiangmin
Published: (2008) -
Internal microprobing at VLSI chips
by: Liu, Po Ching., et al.
Published: (2008) -
New algorithms and VLSI architectures for efficient RNS computations
by: Tay, Thian Fatt
Published: (2016)