Early output quasi-delay-insensitive array multipliers
Multiplication is a widely used arithmetic operation in microprocessing and digital signal processing applications, and multiplication is realized using a multiplier. This article presents the quasi-delay-insensitive (QDI) early output versions of recently reported indicating asynchronous array mult...
Main Authors: | Balasubramanian, Padmanabhan, Maskell, Douglas, Naayagi, R. T., Mastorakis, Nikos |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/104734 http://hdl.handle.net/10220/48623 |
Similar Items
-
Speed, power and area optimized monotonic asynchronous array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2024) -
Automated tools to generate multiplier-less architecture for matrix multiplication /
by: Ho, Kang Ken, 1992-, author 607309
Published: (2017) -
Automated tools to generate multiplier-less architecture for matrix multiplication /
by: Ho, Kang Ken, 1992-, author 607309, et al.
Published: (2017) -
Ultra low power asynchronous-logic quasi-delay-insensitive circuit design
by: Ho, Weng Geng
Published: (2016) -
Gate-level hardware priority resolvers for embedded systems
by: Balasubramanian, Padmanabhan, et al.
Published: (2024)