Tap delay-and-accumulate cost aware coefficient synthesis algorithm for the design of area-power efficient fir filters
Finite impulse response filters are widely used in digital signal processing applications. Prodigious research in the past two decades has substantially reduced the implementation cost of the multiple constant multiplication block. Further area and power consumption savings are stagnated by the stru...
Main Authors: | Qiao, Rui, Faust, Mathias, Chen, Jiajia, Chang, Chip-Hong, Ding, Jiatao |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/105545 http://hdl.handle.net/10220/47824 http://dx.doi.org/10.1109/TCSI.2017.2725916 |
Similar Items
-
High-performance, energy-efficient, and memory-efficient FIR filter architecture utilizing 8x8 approximate multipliers for wireless sensor network in the Internet of Things
by: Charles Rajesh Kumar J., et al.
Published: (2022-12-01) -
Scalable Hardware Efficient Architecture for Parallel FIR Filters with Symmetric Coefficients
by: Jinghao Ye, et al.
Published: (2022-10-01) -
Multiplication and Accumulation Co-Optimization for Low Complexity FIR Filter Implementation
by: Chaolin Rao, et al.
Published: (2022-05-01) -
LOW COST APPROXIMATE ADDER SUBTRACTOR FOR FIR FILTER
by: W.A. Mahmou, et al.
Published: (2003-09-01) -
A new design methodology for window‐based FIR filters
by: R. Avanzato, et al.
Published: (2023-06-01)