A novel peripheral circuit for RRAM-based LUT
Resistive random access memory (RRAM) is a promising candidate to substitute static random access memory (SRAM) in lookup table (LUT) design for its high density and non-volatility. RRAM cells are fabricated at backend CMOS process and have negligible area cost. However, the complex peripheral circu...
| Main Authors: | , , |
|---|---|
| Other Authors: | |
| Format: | Conference Paper |
| Language: | English |
| Published: |
2013
|
| Online Access: | https://hdl.handle.net/10356/106607 http://hdl.handle.net/10220/17947 |
| _version_ | 1811676930686058496 |
|---|---|
| author | Chen, Yi-Chung Li, Hai Zhang, Wei |
| author2 | School of Computer Engineering |
| author_facet | School of Computer Engineering Chen, Yi-Chung Li, Hai Zhang, Wei |
| author_sort | Chen, Yi-Chung |
| collection | NTU |
| description | Resistive random access memory (RRAM) is a promising candidate to substitute static random access memory (SRAM) in lookup table (LUT) design for its high density and non-volatility. RRAM cells are fabricated at backend CMOS process and have negligible area cost. However, the complex peripheral circuit design to satisfy performance and accuracy requirements becomes a major issue. In this work, we propose a novel peripheral circuit for RRAM-based LUT. A new decoding scheme that supports dynamic programming is introduced. Furthermore, the expanded RRAM crossbar array together with the latch comparator based sense amplifier can dramatically reduce design complexity, decrease area cost, and improve tolerance on process variations. Compared to a 6-input SRAM-based LUT, the proposed RRAM-based one cuts off 60.4% of layout area. The maximal operating frequency reaches 1GHz at 10mV input difference. Simulations also show that the proposed LUT functions properly even RRAM resistances deviates 20% from the design value. |
| first_indexed | 2024-10-01T02:29:18Z |
| format | Conference Paper |
| id | ntu-10356/106607 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T02:29:18Z |
| publishDate | 2013 |
| record_format | dspace |
| spelling | ntu-10356/1066072020-06-01T10:21:12Z A novel peripheral circuit for RRAM-based LUT Chen, Yi-Chung Li, Hai Zhang, Wei School of Computer Engineering School of Materials Science & Engineering IEEE International Symposium on Circuits and Systems (2012 : Seoul, Korea) Resistive random access memory (RRAM) is a promising candidate to substitute static random access memory (SRAM) in lookup table (LUT) design for its high density and non-volatility. RRAM cells are fabricated at backend CMOS process and have negligible area cost. However, the complex peripheral circuit design to satisfy performance and accuracy requirements becomes a major issue. In this work, we propose a novel peripheral circuit for RRAM-based LUT. A new decoding scheme that supports dynamic programming is introduced. Furthermore, the expanded RRAM crossbar array together with the latch comparator based sense amplifier can dramatically reduce design complexity, decrease area cost, and improve tolerance on process variations. Compared to a 6-input SRAM-based LUT, the proposed RRAM-based one cuts off 60.4% of layout area. The maximal operating frequency reaches 1GHz at 10mV input difference. Simulations also show that the proposed LUT functions properly even RRAM resistances deviates 20% from the design value. 2013-11-29T07:03:00Z 2019-12-06T22:14:53Z 2013-11-29T07:03:00Z 2019-12-06T22:14:53Z 2012 2012 Conference Paper Chen, Y.-C., Li, H., & Zhang, W. (2012). A novel peripheral circuit for RRAM-based LUT. 2012 IEEE International Symposium on Circuits and Systems, 1811-1814. https://hdl.handle.net/10356/106607 http://hdl.handle.net/10220/17947 10.1109/ISCAS.2012.6271619 en |
| spellingShingle | Chen, Yi-Chung Li, Hai Zhang, Wei A novel peripheral circuit for RRAM-based LUT |
| title | A novel peripheral circuit for RRAM-based LUT |
| title_full | A novel peripheral circuit for RRAM-based LUT |
| title_fullStr | A novel peripheral circuit for RRAM-based LUT |
| title_full_unstemmed | A novel peripheral circuit for RRAM-based LUT |
| title_short | A novel peripheral circuit for RRAM-based LUT |
| title_sort | novel peripheral circuit for rram based lut |
| url | https://hdl.handle.net/10356/106607 http://hdl.handle.net/10220/17947 |
| work_keys_str_mv | AT chenyichung anovelperipheralcircuitforrrambasedlut AT lihai anovelperipheralcircuitforrrambasedlut AT zhangwei anovelperipheralcircuitforrrambasedlut AT chenyichung novelperipheralcircuitforrrambasedlut AT lihai novelperipheralcircuitforrrambasedlut AT zhangwei novelperipheralcircuitforrrambasedlut |