Approximate early output asynchronous adders based on dual-rail data encoding and 4-phase return-to-zero and return-to-one handshaking
Approximate computing is emerging as an alternative to accurate computing due to its potential for realizing digital circuits and systems with low power dissipation, less critical path delay, and less area occupancy for an acceptable trade-off in the accuracy of results. In the domain of computer ar...
Main Author: | Balasubramanian, Padmanabhan |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/137668 |
Similar Items
-
Hardware optimized and error reduced approximate adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
Low power robust early output asynchronous block carry lookahead adder with redundant carry logic
by: Balasubramanian, Padmanabhan, et al.
Published: (2018) -
Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
by: Balasubramanian, Parvathavarthini, et al.
Published: (2018) -
A monotonic early output asynchronous full adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2023) -
Hardware efficient approximate adder design
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)