Performance estimation of FPGA modules for modular design methodology using artificial neural network
Modern FPGAs consist of millions of logic resources allowing hardware designers to map increasingly large designs. However, the design productivity of mapping large designs is greatly affected by the long runtime of FPGA CAD flow. To mitigate it, modular design methodology has been introduced in the...
Main Authors: | Herath, Kalindu, Prakash, Alok, Srikanthan, Thambipillai |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Conference Paper |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/139198 |
Similar Items
-
Power-efficient mapping of large applications on modern heterogeneous FPGAs
by: Herath, Kalindu, et al.
Published: (2021) -
Solve Ax=B on an FPGA
by: Ling, Jun Han
Published: (2024) -
In system programming of FPGA without hardware intervention
by: Yang, Zhiren
Published: (2013) -
CLAHE HLS implementation on Zynq SoC FPGA
by: Yoong, Nathaniel Khai Jie
Published: (2024) -
Exploiting FPGA Block Memories for Protected Cryptographic Implementations
by: Bhasin, Shivam, et al.
Published: (2016)