Algorithms for reconfiguring NoC-based fault-tolerant multiprocessor arrays
This paper investigates the techniques to construct high-quality target processor array (fault-free logical subarray) from a physical array with faulty processing elements (PEs), where a fixed number of spare PEs are pre-integrated that can be used to replace the faulty ones when necessary. A reconf...
Main Authors: | Wu, Jigang, Wu, Yalan, Jiang, Guiyuan, Lam, Siew Kei |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/142294 |
Similar Items
-
Multiprocessors /
by: Tabak, Daniel, 1934-
Published: (1990) -
Performance of a multiprocessor-based parallel stack algorithm speech encoder /
by: 312357 Mohan, Seshadri, et al. -
Reconfiguration algorithms for degradable VLSI arrays with switch faults
by: Zhu, Yuanbo, et al.
Published: (2013) -
A self-organizing map clustering method for multiprocessor scheduling /
by: Shaharuddin Salleh, 1956-, 373808, et al.
Published: (1996) -
Multiprocessor computer architectures /
by: Fountain, Terry J., et al.
Published: (1990)