Rapid design exploration framework for application-aware customization of soft core processors

Rapid design exploration framework for application-aware customization of soft core processors

Off-the-shelf soft core processors are becoming increasingly popular in embedded systems design today as they provide for application specific customization, in particular through instruction subsetting. However, choosing the right processor configuration remains a challenge as the search space beco...

Bibliografiset tiedot
Päätekijät:	Prakash, Alok, Lam, Siew-Kei, Singh, Amit Kumar, Srikanthan, Thambipillai
Muut tekijät:	School of Computer Science and Engineering
Aineistotyyppi:	Conference Paper
Kieli:	English
Julkaistu:	2021
Aiheet:	Embedded System Engineering::Computer science and engineering Application Software Hardware
Linkit:	https://hdl.handle.net/10356/146241

Samankaltaisia teoksia

Framework for rapid performance estimation of embedded soft core processors
Tekijä: Wijesundera, Deshya, et al.
Julkaistu: (2020)

Rapid memory-aware selection of hardware accelerators in programmable SoC design
Tekijä: Prakash, Alok, et al.
Julkaistu: (2019)

Rapid technique to eliminate moving shadows for accurate vehicle detection
Tekijä: Garg, Kratika, et al.
Julkaistu: (2021)

Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration
Tekijä: Lam, Siew-Kei, et al.
Julkaistu: (2013)

FPGA-aware custom instructions for reconfigurable instruction set processors
Tekijä: Lam, Siew Kei
Julkaistu: (2011)

Hierarchical framework for runtime intrusion detection in embedded systems
Tekijä: Muhamed Fauzi Bin Abbas, et al.
Julkaistu: (2021)

Customizable embedded processors : design technologies and applications /
Tekijä: Ienne, Paolo, et al.
Julkaistu: (2007)

Iris recognition using stable dark features
Tekijä: Liu, Bo, et al.
Julkaistu: (2014)

DNN model theft through trojan side-channel on edge FPGA accelerator
Tekijä: Chandrasekar, Srivatsan, et al.
Julkaistu: (2024)

Evaluating the merits of ranking in structured network pruning
Tekijä: Sharma, Kuldeep, et al.
Julkaistu: (2021)

Rapid and robust background modeling technique for low-cost road traffic surveillance systems
Tekijä: Garg, Kratika, et al.
Julkaistu: (2021)

Longevity framework: leveraging online integrated aging-aware hierarchical mapping and VF-selection for lifetime reliability optimization in manycore processors
Tekijä: Rathore, Vijeta, et al.
Julkaistu: (2022)

CIDPro : custom instructions for dynamic program diversification
Tekijä: Pham, Thinh Hung, et al.
Julkaistu: (2021)

Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs
Tekijä: Singh, Amit Kumar, et al.
Julkaistu: (2013)

VHDL modelling and asic design of a shortest-path processor core for network routing /
Tekijä: 443150 Teoh, Giap Seng
Julkaistu: (2003)

Embedded processor design challenges : systems, architectures, modeling and simulation - SAMOS /
Tekijä: Deprettere, Ed F., 1944-, et al.
Julkaistu: (2002)

Soft core and hard core vector processors using vector backend
Tekijä: Soh, Jun Jie
Julkaistu: (2014)

Genetic algorithm based EV scheduling for on-demand public transit system
Tekijä: Perera, Thilina, et al.
Julkaistu: (2021)

Performance estimation of FPGA modules for modular design methodology using artificial neural network
Tekijä: Herath, Kalindu, et al.
Julkaistu: (2020)

A hybrid methodology for optimal fleet management in an electric vehicle based flexible bus service
Tekijä: Perera, Thilina, et al.
Julkaistu: (2021)

Genetic algorithm based dynamic scheduling of EV in a demand responsive bus service for first mile transit
Tekijä: Perera, Thilina, et al.
Julkaistu: (2021)

USB soft core with altera Nios processor
Tekijä: Cheah, Chee Teong
Julkaistu: (2007)

USB soft core with altera nios processor /
Tekijä: 231564 Cheah, Chee Teong
Julkaistu: (2007)

Collaborative adaptation for energy-efficient heterogeneous mobile SoCs
Tekijä: Singh, Amit Kumar, et al.
Julkaistu: (2021)

Image processing using Altera Nios II processor /
Tekijä: 287381 Ting, Anne Ai Nee, et al.
Julkaistu: (2007)

A framework for fast and robust visual odometry
Tekijä: Wu, Meiqing, et al.
Julkaistu: (2021)

Verilog design of A 256-BIT AES crypto processor core /
Tekijä: 246310 Lai, Yit Pin
Julkaistu: (2007)

Custom soft processor emulator MIPS-simulator
Tekijä: Farn, Shao Qiu
Julkaistu: (2014)

Pipelined processor farms : structured design for embedded parallel systems /
Tekijä: Fleury, Martin, 1951-, et al.
Julkaistu: (2001)

Constraint-aware configurable system-on-chip design for embedded computing
Tekijä: Alok Prakash
Julkaistu: (2014)

Embedded accelerators
Tekijä: Thambipillai Srikanthan.
Julkaistu: (2009)

Median filter using altera nios II processor and sort hardware /
Tekijä: 267473 Nadiah Azmi, et al.
Julkaistu: (2008)

Image processing using Altera Nios II processor [electronic resource]/
Tekijä: 287381 Ting, Anne Ai Nee, et al.
Julkaistu: (2007)

VHDL design of A 32-Bit RISC processor core for FPGA implementation /
Tekijä: Nadzir Muhammad Marsono 612152
Julkaistu: (2001)

Guppy : a GPU-like soft-core processor
Tekijä: Hagiescu, Andrei, et al.
Julkaistu: (2013)

Accelerating computer vision algorithms on heterogeneous edge computing platforms
Tekijä: Prakash, Alok, et al.
Julkaistu: (2021)

A first study of compressive sensing for side-channel leakage sampling
Tekijä: Ou, Changhai, et al.
Julkaistu: (2020)

Addressing productivity challenges in domain-specific reconfigurable platforms : a case study on extended kalman filter-based motor control
Tekijä: Aung, Yan Lin, et al.
Julkaistu: (2015)

Verilog design of A 256-BIT AES crypto processor core [electronic resource] /
Tekijä: 246310 Lai, Yit Pin
Julkaistu: (2007)

Point to point protocol core for embedded system using VHDL /
Tekijä: 296003 Chew, Yoong Han
Julkaistu: (2001)