Rapid design exploration framework for application-aware customization of soft core processors

Rapid design exploration framework for application-aware customization of soft core processors

Off-the-shelf soft core processors are becoming increasingly popular in embedded systems design today as they provide for application specific customization, in particular through instruction subsetting. However, choosing the right processor configuration remains a challenge as the search space beco...

Descripció completa

Dades bibliogràfiques
Autors principals:	Prakash, Alok, Lam, Siew-Kei, Singh, Amit Kumar, Srikanthan, Thambipillai
Altres autors:	School of Computer Science and Engineering
Format:	Conference Paper
Idioma:	English
Publicat:	2021
Matèries:	Embedded System Engineering::Computer science and engineering Application Software Hardware
Accés en línia:	https://hdl.handle.net/10356/146241

Ítems similars

Framework for rapid performance estimation of embedded soft core processors
per: Wijesundera, Deshya, et al.
Publicat: (2020)

Rapid memory-aware selection of hardware accelerators in programmable SoC design
per: Prakash, Alok, et al.
Publicat: (2019)

Rapid technique to eliminate moving shadows for accurate vehicle detection
per: Garg, Kratika, et al.
Publicat: (2021)

Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration
per: Lam, Siew-Kei, et al.
Publicat: (2013)

FPGA-aware custom instructions for reconfigurable instruction set processors
per: Lam, Siew Kei
Publicat: (2011)

Hierarchical framework for runtime intrusion detection in embedded systems
per: Muhamed Fauzi Bin Abbas, et al.
Publicat: (2021)

Customizable embedded processors : design technologies and applications /
per: Ienne, Paolo, et al.
Publicat: (2007)

Iris recognition using stable dark features
per: Liu, Bo, et al.
Publicat: (2014)

DNN model theft through trojan side-channel on edge FPGA accelerator
per: Chandrasekar, Srivatsan, et al.
Publicat: (2024)

Evaluating the merits of ranking in structured network pruning
per: Sharma, Kuldeep, et al.
Publicat: (2021)

Rapid and robust background modeling technique for low-cost road traffic surveillance systems
per: Garg, Kratika, et al.
Publicat: (2021)

Longevity framework: leveraging online integrated aging-aware hierarchical mapping and VF-selection for lifetime reliability optimization in manycore processors
per: Rathore, Vijeta, et al.
Publicat: (2022)

CIDPro : custom instructions for dynamic program diversification
per: Pham, Thinh Hung, et al.
Publicat: (2021)

Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs
per: Singh, Amit Kumar, et al.
Publicat: (2013)

VHDL modelling and asic design of a shortest-path processor core for network routing /
per: 443150 Teoh, Giap Seng
Publicat: (2003)

Embedded processor design challenges : systems, architectures, modeling and simulation - SAMOS /
per: Deprettere, Ed F., 1944-, et al.
Publicat: (2002)

Soft core and hard core vector processors using vector backend
per: Soh, Jun Jie
Publicat: (2014)

Genetic algorithm based EV scheduling for on-demand public transit system
per: Perera, Thilina, et al.
Publicat: (2021)

Performance estimation of FPGA modules for modular design methodology using artificial neural network
per: Herath, Kalindu, et al.
Publicat: (2020)

A hybrid methodology for optimal fleet management in an electric vehicle based flexible bus service
per: Perera, Thilina, et al.
Publicat: (2021)

Genetic algorithm based dynamic scheduling of EV in a demand responsive bus service for first mile transit
per: Perera, Thilina, et al.
Publicat: (2021)

USB soft core with altera Nios processor
per: Cheah, Chee Teong
Publicat: (2007)

USB soft core with altera nios processor /
per: 231564 Cheah, Chee Teong
Publicat: (2007)

Collaborative adaptation for energy-efficient heterogeneous mobile SoCs
per: Singh, Amit Kumar, et al.
Publicat: (2021)

Image processing using Altera Nios II processor /
per: 287381 Ting, Anne Ai Nee, et al.
Publicat: (2007)

A framework for fast and robust visual odometry
per: Wu, Meiqing, et al.
Publicat: (2021)

Verilog design of A 256-BIT AES crypto processor core /
per: 246310 Lai, Yit Pin
Publicat: (2007)

Custom soft processor emulator MIPS-simulator
per: Farn, Shao Qiu
Publicat: (2014)

Pipelined processor farms : structured design for embedded parallel systems /
per: Fleury, Martin, 1951-, et al.
Publicat: (2001)

Constraint-aware configurable system-on-chip design for embedded computing
per: Alok Prakash
Publicat: (2014)

Embedded accelerators
per: Thambipillai Srikanthan.
Publicat: (2009)

Median filter using altera nios II processor and sort hardware /
per: 267473 Nadiah Azmi, et al.
Publicat: (2008)

Image processing using Altera Nios II processor [electronic resource]/
per: 287381 Ting, Anne Ai Nee, et al.
Publicat: (2007)

VHDL design of A 32-Bit RISC processor core for FPGA implementation /
per: Nadzir Muhammad Marsono 612152
Publicat: (2001)

Guppy : a GPU-like soft-core processor
per: Hagiescu, Andrei, et al.
Publicat: (2013)

Accelerating computer vision algorithms on heterogeneous edge computing platforms
per: Prakash, Alok, et al.
Publicat: (2021)

A first study of compressive sensing for side-channel leakage sampling
per: Ou, Changhai, et al.
Publicat: (2020)

Addressing productivity challenges in domain-specific reconfigurable platforms : a case study on extended kalman filter-based motor control
per: Aung, Yan Lin, et al.
Publicat: (2015)

Verilog design of A 256-BIT AES crypto processor core [electronic resource] /
per: 246310 Lai, Yit Pin
Publicat: (2007)

Point to point protocol core for embedded system using VHDL /
per: 296003 Chew, Yoong Han
Publicat: (2001)