TSV-integrated surface electrode ion trap for scalable quantum information processing
In this study, we report the first Cu-filled through silicon via (TSV) integrated ion trap. TSVs are placed directly underneath electrodes as vertical interconnections between ion trap and a glass interposer, facilitating the arbitrary geometry design with increasing electrodes numbers and evolving...
Main Authors: | Zhao, Peng, Likforman, J. P., Li, Hong Yu, Tao, Jing, Henner, T., Lim, Yu Dian, Seit, W. W., Tan, Chuan Seng, Guidoni, Luca |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/148248 |
Similar Items
-
Surface-electrode ion trap with ground structures for minimizing the dielectric loss in the Si substrate
by: Tao, Jing, et al.
Published: (2021) -
RF performance benchmarking of TSV integrated surface electrode ion trap for quantum computing
by: Zhao, Peng, et al.
Published: (2021) -
RF characterization and design of multi-TSV with embedded capacitor
by: Panwar, Neeraj, et al.
Published: (2020) -
Dielectric quality of 3D capacitor embedded in through-silicon via (TSV)
by: Lin, Ye, et al.
Published: (2020) -
Electrical characteristics of three-dimensional metal-insulator-metal (3-D MIM) capacitor embedded in partially-filled Through-Silicon Via (TSV)
by: Lin, Ye, et al.
Published: (2020)