A 1 V 103 dB 3rd-order audio continuous-time ΔΣ ADC with enhanced noise shaping in 65 nm CMOS
As technology scales, integrating high resolution ADCs into high fidelity mixed signal systems becomes challenging in advanced CMOS processes. Cascading integrators to achieve high-order filter structures limits the modulation index and compromises on stability at the expense of added hardware and p...
Main Authors: | Leow, Yoon Hwee, Tang, Howard, Sun, Zhuochao, Siek, Liter |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/152236 |
Similar Items
-
A 16-mW 1-GS/s with 49.6-dB SNDR TI-SAR ADC for software-defined radio in 65-nm CMOS
by: Qiu, Lei, et al.
Published: (2019) -
Mixed-Signal Hardware Security: Attacks and Countermeasures for ΔΣ ADC
by: Shayan Taheri, et al.
Published: (2017-08-01) -
Review on VCO based ADC in modern deep submicron CMOS technology
by: Hor, Hon Cheong, et al.
Published: (2013) -
P1dB optimization methodology for 130 nm SiGe BiCMOS 60GHz power amplifier
by: Wu, Wenguang, et al.
Published: (2015) -
A 1.2v ΔΣ ADC Modulator Using 4-bit SAR Quantizer for Biomedical Applications by using 65nm CMOS Technology
by: Lakshmi Bhavani G., et al.
Published: (2024-01-01)