Optimized data reuse via reordering for sparse matrix-vector multiplication on FPGAs
Sparse matrix-vector multiplication (SpMV) is of paramount importance in both scientific and engineering applications. The main workload of SpMV is multiplications between randomly distributed nonzero elements in sparse matrices and their corresponding vector elements. Due to irregular data access p...
Main Authors: | Li, Shiqing, Liu, Di, Liu, Weichen |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Conference Paper |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/155570 |
Similar Items
-
Accelerating sparse matrix operations on FPGAs with on/off-chip memories
by: Li, Shiqing
Published: (2023) -
Parallelizing Sparse Matrix Solve for SPICE Circuit Simulation using FPGAs
by: Kapre, Nachiket, et al.
Published: (2015) -
Iterative sparse matrix vector multiplication (SpMV) over GF(2) with CUDA
by: Prashanth Srinivas G S.
Published: (2011) -
A framework for quantitative risk assessment at port /
by: Fatin 'Izzati Ishak, 1992-, author 644618, et al.
Published: (2017) -
A framework for quantitative risk assessment at port /
by: Fatin 'Izzati Ishak, 1992-, author 644618
Published: (2017)