ArSMART : an improved SMART NoC design supporting arbitrary-turn transmission
SMART NoC, which transmits unconflicted flits to distant processing elements (PEs) in one cycle through the express bypass, is a high-performance NoC design proposed recently. However, if contention occurs, flits with low priority would not only be buffered but also could not fully utilize bypass. A...
Main Authors: | Chen, Hui, Chen, Peng, Zhou, Jun, Duong, Luan H. K., Liu, Weichen |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/155573 |
Similar Items
-
Experimental investigation on the performance of ArSMART NoC architecture
by: Winson, Marvin
Published: (2022) -
Parallel multipath transmission for burst traffic optimization in point-to-point NoCs
by: Chen, Hui, et al.
Published: (2021) -
LAMP: load-balanced multipath parallel transmission in point-to-point NoCs
by: Chen, Hui, et al.
Published: (2022) -
Contention minimized bypassing in SMART NoC
by: Chen, Peng, et al.
Published: (2020) -
Advancing chip-level communication: a comparative analysis of conventional, smart, and ARSmart network-on-chip architectures
by: Peh, Elijah Kai En
Published: (2024)