Development of a Verilog HDL model for 8051 microcontroller
Since the advent of Single Chip Microcomputer (SCM) in 1976, it has been widely used in many applications. The Intel 51 series SCMs are particularly popular due to its high integration, low price, strong processing power, relatively simple structure and other characteristics. With the advancem...
Main Author: | Wu, Baichuan |
---|---|
Other Authors: | Jong Ching Chuen |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/162152 |
Similar Items
-
Investigation of hardware for adaptive minimal mean square error filter using verilog HDL
by: Wu, Lixin.
Published: (2008) -
Automated scripts for testing verilog designs with iVerilog
by: Ng, Gary Jia Hao
Published: (2015) -
Microcontroller-based switching power converters
by: Eng, Zeng Hao
Published: (2013) -
FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD)
by: Brinson, Mike
Published: (2019) -
FOSS CAD for the compact Verilog-A model standardization in Open Access PDKs
by: Grabinski, Wladek, et al.
Published: (2024)