High-performance CMOS digital multiplier IC design
A digital multiplier is a common block in processors, and its speed has a significant impact on the performance of the chip. Many new design ideas have emerged around how to improve the speed of multipliers, including pipeline structure, Wallace Tree structure, and Booth encoding. The Wallace Tree s...
Үндсэн зохиолч: | Chu, Zhuolin |
---|---|
Бусад зохиолчид: | Gwee Bah Hwee |
Формат: | Thesis-Master by Coursework |
Хэл сонгох: | English |
Хэвлэсэн: |
Nanyang Technological University
2023
|
Нөхцлүүд: | |
Онлайн хандалт: | https://hdl.handle.net/10356/164473 |
Ижил төстэй зүйлс
Ижил төстэй зүйлс
-
Low power CMOS multiplier IC design
-н: Zhang, Wanqing
Хэвлэсэн: (2023) -
16 bits high speed CMOS multiplier IC design
-н: Wut Yee Win Thoung
Хэвлэсэн: (2021) -
A high speed 16-bit CMOS multiplier IC design
-н: Wen, Zihao
Хэвлэсэн: (2022) -
16-bit high speed CMOS multiplier IC design
-н: He, Pengfei
Хэвлэсэн: (2021) -
A high speed 16-bit CMOS multiplier IC design
-н: Chen, Yin
Хэвлэсэн: (2018)