Design and simulation of ternary logic gates using emerging electronic devices
As information technology advances, the need to process an enormous amount of data has arisen. Thus, more advanced chips are being developed by shrinking transistor feature sizes to cope with the heavy-duty of data handling. However, traditional binary logic has gradually become insufficient, as it...
Main Author: | Chang, Chieh |
---|---|
Other Authors: | Tay Beng Kang |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/167506 |
Similar Items
-
Design and simulation of CMOS-based ternary logic arithmetic circuits
by: Gao, Shuo
Published: (2023) -
CNFET-based design ternary logic design and arithmetic circuit simulation using HSPICE
by: Ee, Poey Guan
Published: (2015) -
Design and simulation for the fabrication of integrated semiconductor optical logic gates
by: Markina-Khusid, Aleksandra
Published: (2007) -
Gate leakage logic detection for analog CMOS circuit
by: Kamisian, Izam, et al.
Published: (2008) -
Design and development of gate driver for short circuit fault detection in wide bandgap (WBG) devices
by: Goh, Sheue Ling
Published: (2022)