Hardware and algorithm co-optimization for energy-efficient machine learning integrated circuits
The future of computing faces a new challenge as the computing enhancements offered by the technology scaling alone cannot address the shortage of processing capability caused by the exponential growth of data generation. The traditional Von Neumann digital architecture struggles to perform while ca...
Main Author: | Kim, Hyunjoon |
---|---|
Other Authors: | Kim Tae Hyoung |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/168401 |
Similar Items
-
Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
by: Mu, Junjie
Published: (2023) -
Deep Learning-based image analysis framework for hardware assurance of digital integrated circuits
by: Lin, Tong, et al.
Published: (2021) -
Implementation of cryptography algorithm on hardware platform
by: Tam, Zi Hao
Published: (2019) -
New algorithms for hardware-efficient implementation of sign detection and magnitude comparison in residue number systems
by: Sachin Kumar
Published: (2017) -
Integrated circuit design with pass networks
by: Lau, Kim Teen.
Published: (2008)